projects / platform / upstream / coreclr.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 56d4033)
[Arm64] stlr for JIT_WriteBarrier
authorSteve MacLean, Qualcomm Datacenter Technologies, Inc <sdmaclea@qti.qualcomm.com>
Fri, 26 May 2017 00:08:39 +0000 (00:08 +0000)
committerRuss Keldorph <russ.keldorph@microsoft.com>
Thu, 8 Jun 2017 15:54:37 +0000 (08:54 -0700)
src/vm/arm64/asmhelpers.S patch | blob | history
src/vm/arm64/asmhelpers.asm patch | blob | history

diff --git a/src/vm/arm64/asmhelpers.S b/src/vm/arm64/asmhelpers.S
index a3aec32d199184cd1070d82f92dc9d2a6b769a6e..2e1d0299ed5e14b2788a86e3611f282e2616c94d 100644 (file)
--- a/src/vm/arm64/asmhelpers.S
+++ b/src/vm/arm64/asmhelpers.S
@@ -267,8 +267,7 @@ WRITE_BARRIER_END JIT_CheckedWriteBarrier
 //   x17  : trashed (ip1) if FEATURE_USE_SOFTWARE_WRITE_WATCH_FOR_GC_HEAP
 //
 WRITE_BARRIER_ENTRY JIT_WriteBarrier
-    dmb  ish
-    str  x15, [x14]
+    stlr  x15, [x14]
 
 #ifdef WRITE_BARRIER_CHECK
     // Update GC Shadow Heap
diff --git a/src/vm/arm64/asmhelpers.asm b/src/vm/arm64/asmhelpers.asm
index f303f82ff6f70ff84af12c406b81cc3235efa300..8da21514594a7ed9ca5a10916b41a502b6b0841d 100644 (file)
--- a/src/vm/arm64/asmhelpers.asm
+++ b/src/vm/arm64/asmhelpers.asm
@@ -326,8 +326,7 @@ NotInHeap
 ;   x15  : trashed
 ;
     WRITE_BARRIER_ENTRY JIT_WriteBarrier
-        dmb      ish
-        str      x15, [x14]
+        stlr     x15, [x14]
 
 #ifdef WRITE_BARRIER_CHECK
         ; Update GC Shadow Heap