projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7a1ec01) | patch
GlobalISel: mark simple ops legal even on types < 32-bit.
authorTim Northover <tnorthover@apple.com>
Thu, 25 Aug 2016 17:37:39 +0000 (17:37 +0000)
committerTim Northover <tnorthover@apple.com>
Thu, 25 Aug 2016 17:37:39 +0000 (17:37 +0000)
commitfe880a88012e777a77ea4f3153bad03b296788e5
treef692f8d9a774737875d75ae40b259282c0219c8atree | snapshot
parent7a1ec0141ac6c24b3f5960cf3b98e52cfacfd800commit | diff
GlobalISel: mark simple ops legal even on types < 32-bit.

The 32-bit variants of these operations don't depend on the bits not being
operated on, so they also naturally model operations narrower than the actual
register width.

llvm-svn: 279760
llvm/lib/Target/AArch64/AArch64MachineLegalizer.cpp diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/legalize-add.mir diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/legalize-and.mir diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/legalize-mul.mir diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/legalize-or.mir diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/legalize-sub.mir diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/legalize-xor.mir diff | blob | history
Domain: System / Toolchain;