projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 95795e7) | patch
[RISCV] Define vnsrl/vnsra intrinsics.
authorHsiangkai Wang <kai.wang@sifive.com>
Mon, 14 Dec 2020 13:47:15 +0000 (21:47 +0800)
committerHsiangkai Wang <kai.wang@sifive.com>
Tue, 15 Dec 2020 22:31:47 +0000 (06:31 +0800)
commitfd2716456313f2e6067c2aef329ce2b1f6084f63
treeb552d0daedafa388faf72d1a85cc1fa213c22e88tree | snapshot
parent95795e7a65a7307065d8f6a030ba56d713a77d9acommit | diff
[RISCV] Define vnsrl/vnsra intrinsics.

Authored-by: Roger Ferrer Ibanez <rofirrim@gmail.com>
Co-Authored-by: Hsiangkai Wang <kai.wang@sifive.com>
Differential Revision: https://reviews.llvm.org/D93207
llvm/include/llvm/IR/IntrinsicsRISCV.td diff | blob | history
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td diff | blob | history
llvm/test/CodeGen/RISCV/rvv/vnsra-rv32.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/vnsra-rv64.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/vnsrl-rv32.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/vnsrl-rv64.ll [new file with mode: 0644] blob
Domain: System / Toolchain;