projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c9953d9) | patch
[X86] Add SHA512 instructions.
authorFreddy Ye <freddy.ye@intel.com>
Thu, 20 Jul 2023 01:44:21 +0000 (09:44 +0800)
committerFreddy Ye <freddy.ye@intel.com>
Thu, 20 Jul 2023 01:44:44 +0000 (09:44 +0800)
commitfc3b7874b6c95f04a249e2c9da3c5221f50c85b2
tree30cb1621f5615899ec6436e7b8f2107694f4dbc7tree | snapshot
parentc9953d9891a6067549a78e7d07ca8eb6a7596792commit | diff
[X86] Add SHA512 instructions.

For more details about this instruction, please refer to the latest ISE document: https://www.intel.com/content/www/us/en/develop/download/intel-architecture-instruction-set-extensions-programming-reference.html

Reviewed By: RKSimon, skan

Differential Revision: https://reviews.llvm.org/D155146
27 files changed:
clang/docs/ReleaseNotes.rst diff | blob | history
clang/include/clang/Basic/BuiltinsX86.def diff | blob | history
clang/include/clang/Driver/Options.td diff | blob | history
clang/lib/Basic/Targets/X86.cpp diff | blob | history
clang/lib/Basic/Targets/X86.h diff | blob | history
clang/lib/Headers/CMakeLists.txt diff | blob | history
clang/lib/Headers/immintrin.h diff | blob | history
clang/lib/Headers/sha512intrin.h [new file with mode: 0644] blob
clang/test/CodeGen/X86/sha512-builtins.c [new file with mode: 0644] blob
clang/test/CodeGen/attr-target-x86.c diff | blob | history
clang/test/Driver/x86-target-features.c diff | blob | history
clang/test/Preprocessor/x86_target_features.c diff | blob | history
llvm/docs/ReleaseNotes.rst diff | blob | history
llvm/include/llvm/IR/IntrinsicsX86.td diff | blob | history
llvm/include/llvm/TargetParser/X86TargetParser.def diff | blob | history
llvm/lib/Target/X86/X86.td diff | blob | history
llvm/lib/Target/X86/X86InstrInfo.td diff | blob | history
llvm/lib/Target/X86/X86InstrSSE.td diff | blob | history
llvm/lib/TargetParser/Host.cpp diff | blob | history
llvm/lib/TargetParser/X86TargetParser.cpp diff | blob | history
llvm/test/CodeGen/X86/sha512-intrinsics.ll [new file with mode: 0644] blob
llvm/test/MC/Disassembler/X86/sha512-32.txt [new file with mode: 0644] blob
llvm/test/MC/Disassembler/X86/sha512-64.txt [new file with mode: 0644] blob
llvm/test/MC/X86/sha512-32-att.s [new file with mode: 0644] blob
llvm/test/MC/X86/sha512-32-intel.s [new file with mode: 0644] blob
llvm/test/MC/X86/sha512-64-att.s [new file with mode: 0644] blob
llvm/test/MC/X86/sha512-64-intel.s [new file with mode: 0644] blob
Domain: System / Toolchain;