projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ba5ab32) | patch
[mips] [IAS] Add support for LASym with identical source and destination register...
authorToma Tabacu <toma.tabacu@imgtec.com>
Mon, 22 Jun 2015 12:08:39 +0000 (12:08 +0000)
committerToma Tabacu <toma.tabacu@imgtec.com>
Mon, 22 Jun 2015 12:08:39 +0000 (12:08 +0000)
commitfb9d12559294e6755f80bd1da36434dcb3089c3a
treed8df4b2745551101ae38a38ff93194a1d506e4ddtree | snapshot
parentba5ab328e59337db9d0c9d6e39948697f06f8d53commit | diff
[mips] [IAS] Add support for LASym with identical source and destination register operands.

Summary:
In this case, we're supposed to load the address of the symbol in AT and then ADDu it with the source register and
put it in the destination register.

Reviewers: dsanders

Reviewed By: dsanders

Subscribers: llvm-commits

Differential Revision: http://reviews.llvm.org/D9366

llvm-svn: 240273
llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp diff | blob | history
llvm/test/MC/Mips/mips-expansions.s diff | blob | history
Domain: System / Toolchain;