projects / platform / upstream / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ce68a06) | patch
intel/eu: force stride of 2 on NULL register for Byte instructions
authorIago Toral Quiroga <itoral@igalia.com>
Wed, 7 Nov 2018 11:08:02 +0000 (12:08 +0100)
committerJuan A. Suarez Romero <jasuarez@igalia.com>
Thu, 18 Apr 2019 09:05:18 +0000 (11:05 +0200)
commitfb990bd76eb02425d1982d682716ebe766b536b8
tree9406ba733d99725e1307f0ed768565e0d8edbd66tree | snapshot
parentce68a061de746eaa42410db0890f4378d9f4872ecommit | diff
intel/eu: force stride of 2 on NULL register for Byte instructions

The hardware only allows a stride of 1 on a Byte destination for raw
byte MOV instructions. This is required even when the destination
is the NULL register.

Rather than making sure that we emit a proper NULL:B destination
every time we need one, just fix it at emission time.

Reviewed-by: Jason Ekstrand <jason@jlekstrand.net>
src/intel/compiler/brw_eu_emit.c diff | blob | history
Domain: Graphics System / GL;