projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: be2e80a) | patch
[AArch64][SVE] Asm: Support for insert element (INSR) instructions.
authorSander de Smalen <sander.desmalen@arm.com>
Fri, 13 Jul 2018 08:51:57 +0000 (08:51 +0000)
committerSander de Smalen <sander.desmalen@arm.com>
Fri, 13 Jul 2018 08:51:57 +0000 (08:51 +0000)
commitfaee91a52b3aa2be2f4cb488c0dddc8965431d96
treea975c41787790f4914ed3ea943cafccae480f161tree | snapshot
parentbe2e80af12fea50a37bda96a22d96894ef5eb5e3commit | diff
[AArch64][SVE] Asm: Support for insert element (INSR) instructions.

Insert general purpose register into shifted vector, e.g.
  insr    z0.s, w0
  insr    z0.d, x0

Insert SIMD&FP scalar register into shifted vector, e.g.
  insr    z0.b, b0
  insr    z0.h, h0
  insr    z0.s, s0
  insr    z0.d, d0

llvm-svn: 336979
llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td diff | blob | history
llvm/lib/Target/AArch64/SVEInstrFormats.td diff | blob | history
llvm/test/MC/AArch64/SVE/insr-diagnostics.s [new file with mode: 0644] blob
llvm/test/MC/AArch64/SVE/insr.s [new file with mode: 0644] blob
Domain: System / Toolchain;