projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5a6f2d6) | patch
riscv: dts: starfive: Add initial StarFive JH7110 device tree
authorEmil Renner Berthing <kernel@esmil.dk>
Sat, 9 Jul 2022 12:37:38 +0000 (14:37 +0200)
committerŁukasz Stelmach <l.stelmach@samsung.com>
Tue, 31 Jan 2023 15:43:41 +0000 (16:43 +0100)
commitfa2ae2f6e661f974d0851dcc81994b61ddc98c0e
tree57878dba540287ff5f6473174486f16d7bad52a7tree | snapshot
parent5a6f2d63ccc5c4cc1d39bb755da52ecef798b640commit | diff
riscv: dts: starfive: Add initial StarFive JH7110 device tree

Add initial device tree for the JH7110 RISC-V SoC by StarFive
Technology Ltd.

Signed-off-by: Emil Renner Berthing <kernel@esmil.dk>
Co-developed-by: Jianlong Huang <jianlong.huang@starfivetech.com>
Signed-off-by: Jianlong Huang <jianlong.huang@starfivetech.com>
Co-developed-by: Hal Feng <hal.feng@starfivetech.com>
Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
arch/riscv/boot/dts/starfive/jh7110.dtsi [new file with mode: 0644] blob
Domain: System / Kernel;