projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: df7112c) | patch
ARM: dts: Renesas R9A06G032 SMP enable method
authorMichel Pollet <michel.pollet@bp.renesas.com>
Thu, 28 Jun 2018 08:17:14 +0000 (09:17 +0100)
committerSimon Horman <horms+renesas@verge.net.au>
Mon, 23 Jul 2018 11:33:05 +0000 (13:33 +0200)
commitf8fc94dbcf2d166b865991afb6c827aa56dc0de2
treedc39ef93572f4fc97f09e9c731d7cce9dd51f810tree | snapshot
parentdf7112c9461458c2a2069e9a4a7962fd16bf62bfcommit | diff
ARM: dts: Renesas R9A06G032 SMP enable method

Add a special enable method for the second CA7 of the R9A06G032
as well as the default value for the "cpu-release-addr" property.

Signed-off-by: Michel Pollet <michel.pollet@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm/boot/dts/r9a06g032.dtsi diff | blob | history
Domain: System / Kernel;