projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2e308a9) | patch
[DAGCombiners] Don't turn ANDs to shuffles with zero so early. Give some other combin...
authorCraig Topper <craig.topper@intel.com>
Sun, 24 Dec 2017 02:05:18 +0000 (02:05 +0000)
committerCraig Topper <craig.topper@intel.com>
Sun, 24 Dec 2017 02:05:18 +0000 (02:05 +0000)
commitf65a6e4ed827fbbec486ab3d6d4a3e56a2311016
tree2d558f4c8dedd23e30bcfb34f3aba63e3cc55dc0tree | snapshot
parent2e308a9b2f871b48b393179d68742f1b51ab9ff1commit | diff
[DAGCombiners] Don't turn ANDs to shuffles with zero so early. Give some other combines a chance to run.

This moves the combine for turning ANDs into shuffle with zero out of SimplifyVBinOps and places it only in visitAND below the reassociate handling. This fixes the specific case I noticed where we failed to combine two ands with constants.

llvm-svn: 321417
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp diff | blob | history
llvm/test/CodeGen/X86/v8i1-masks.ll diff | blob | history
Domain: System / Toolchain;