projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1bd2d33) | patch
[X86]Precommit test cases for D154193
authorWang, Xin10 <xin10.wang@intel.com>
Mon, 3 Jul 2023 08:43:27 +0000 (04:43 -0400)
committerWang, Xin10 <xin10.wang@intel.com>
Mon, 3 Jul 2023 08:43:50 +0000 (04:43 -0400)
commitf64e11369f3aa660922cab70b2293b3f4c91539e
tree968927f9ae550627724f89bbddabd2084eff94edtree | snapshot
parent1bd2d335b649f2e09d7e4bdd0b92c78489ded022commit | diff
[X86]Precommit test cases for D154193

Add mir test cases for D154193, which tend to remove test16rr in possible and32ri+test16rr, similar to what we did for and32*+test64rr.

Reviewed By: pengfei

Differential Revision: https://reviews.llvm.org/D154322
llvm/test/CodeGen/X86/peephole-test-after-add.mir diff | blob | history
Domain: System / Toolchain;