projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0554541) | patch
[GlobalISel] Implement computeKnownBits for G_SEXT_INREG
authorJessica Paquette <jpaquette@apple.com>
Tue, 26 Jan 2021 22:39:39 +0000 (14:39 -0800)
committerJessica Paquette <jpaquette@apple.com>
Tue, 26 Jan 2021 23:01:38 +0000 (15:01 -0800)
commitf36007e8110174ea10294f6fa546f3c64f0e548a
tree14f7994300698ece9396d82050b117ae6e0214a7tree | snapshot
parent0554541b44548591373b690030dea28c5434be7ccommit | diff
[GlobalISel] Implement computeKnownBits for G_SEXT_INREG

Just use the existing `Known.sextInReg` implementation.

- Update KnownBitsTest.cpp.
- Update combine-redundant-and.mir for a more concrete example.

Differential Revision: https://reviews.llvm.org/D95484
llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/combine-redundant-and.mir diff | blob | history
llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp diff | blob | history
Domain: System / Toolchain;