projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7a09aec) | patch
[VE] Add VBRD/VMV instructions
authorKazushi (Jam) Marukawa <marukawa@nec.com>
Sun, 18 Oct 2020 09:47:45 +0000 (18:47 +0900)
committerKazushi (Jam) Marukawa <marukawa@nec.com>
Mon, 19 Oct 2020 09:33:54 +0000 (18:33 +0900)
commitf2fd42098cfbafad882e201bd2de5592183ceec6
tree9c8c53c4e2358de971ac30e59ead7438336d9aactree | snapshot
parent7a09aec8040a805fb3ba9e3858ab9948a248be63commit | diff
[VE] Add VBRD/VMV instructions

Add VBRD/VMV vector instructions.  In order to do that, also support
VM512 registers and RV instruction format in MC layer.  Also add
regression tests for new instructions.

Reviewed By: simoll

Differential Revision: https://reviews.llvm.org/D89641
llvm/lib/Target/VE/AsmParser/VEAsmParser.cpp diff | blob | history
llvm/lib/Target/VE/VEInstrFormats.td diff | blob | history
llvm/lib/Target/VE/VEInstrVec.td diff | blob | history
llvm/test/MC/VE/VBRD.s [new file with mode: 0644] blob
llvm/test/MC/VE/VMV.s [new file with mode: 0644] blob
Domain: System / Toolchain;