projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: aca7105) | patch
[X86] Improve demanded bits for X86ISD::BEXTR.
authorCraig Topper <craig.topper@intel.com>
Wed, 23 Sep 2020 17:20:03 +0000 (10:20 -0700)
committerCraig Topper <craig.topper@intel.com>
Wed, 23 Sep 2020 17:51:02 +0000 (10:51 -0700)
commitf21f835ee8e52f128281697d66f8b11a50a6d5dd
tree8b500fa63ac79addea4a537695585c8692ddc183tree | snapshot
parentaca7105db9ae1a42d7cbf48934abb51169945425commit | diff
[X86] Improve demanded bits for X86ISD::BEXTR.

If the control is constant we can figure out exactly which bits
of the input are demanded.

Differential Revision: https://reviews.llvm.org/D88072
llvm/lib/Target/X86/X86ISelLowering.cpp diff | blob | history
llvm/test/CodeGen/X86/tbm-intrinsics.ll diff | blob | history
Domain: System / Toolchain;