review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

author	Wang, Pengfei <pengfei.wang@intel.com>
	Sun, 15 Aug 2021 00:17:30 +0000 (08:17 +0800)
committer	Wang, Pengfei <pengfei.wang@intel.com>
	Sun, 15 Aug 2021 00:56:33 +0000 (08:56 +0800)
commit	f1de9d6dae174feb5000ad6a1b492b8cb717f5b6
tree	3dff92d5993eae4d75604cca40381bc902f1073a	tree \| snapshot
parent	45138f788c9b3c4ac5d9ae4479841c411c15190e	commit \| diff

[X86] AVX512FP16 instructions enabling 2/6

Enable FP16 binary operator instructions.

Ref.: https://software.intel.com/content/www/us/en/develop/download/intel-avx512-fp16-architecture-specification.html

Reviewed By: LuoYuanke

Differential Revision: https://reviews.llvm.org/D105264

47 files changed:

clang/include/clang/Basic/BuiltinsX86.def		diff \| blob \| history
clang/lib/CodeGen/CGBuiltin.cpp		diff \| blob \| history
clang/lib/Headers/avx512fp16intrin.h		diff \| blob \| history
clang/lib/Headers/avx512vlfp16intrin.h		diff \| blob \| history
clang/lib/Sema/SemaChecking.cpp		diff \| blob \| history
clang/test/CodeGen/X86/avx512fp16-builtins.c		diff \| blob \| history
clang/test/CodeGen/X86/avx512vlfp16-builtins.c		diff \| blob \| history
llvm/include/llvm/IR/IntrinsicsX86.td		diff \| blob \| history
llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp		diff \| blob \| history
llvm/lib/Target/X86/MCTargetDesc/X86ATTInstPrinter.cpp		diff \| blob \| history
llvm/lib/Target/X86/MCTargetDesc/X86InstPrinterCommon.cpp		diff \| blob \| history
llvm/lib/Target/X86/X86ISelLowering.cpp		diff \| blob \| history
llvm/lib/Target/X86/X86InstrAVX512.td		diff \| blob \| history
llvm/lib/Target/X86/X86InstrFoldTables.cpp		diff \| blob \| history
llvm/lib/Target/X86/X86InstrInfo.cpp		diff \| blob \| history
llvm/lib/Target/X86/X86IntrinsicsInfo.h		diff \| blob \| history
llvm/test/CodeGen/X86/avx512fp16-arith-intrinsics.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/avx512fp16-arith-vl-intrinsics.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/avx512fp16-arith.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/avx512fp16-fmaxnum.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/avx512fp16-fminnum.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/avx512fp16-fold-load-binops.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/avx512fp16-fold-xmm-zero.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/avx512fp16-fp-logic.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/avx512fp16-intrinsics.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/avx512fp16-machine-combiner.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/avx512fp16-mov.ll		diff \| blob \| history
llvm/test/CodeGen/X86/avx512fp16-unsafe-fp-math.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/fp-strict-scalar-cmp-fp16.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/fp-strict-scalar-fp16.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/pseudo_cmov_lower-fp16.ll		diff \| blob \| history
llvm/test/CodeGen/X86/stack-folding-fp-avx512fp16.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/stack-folding-fp-avx512fp16vl.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/vec-strict-128-fp16.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/vec-strict-256-fp16.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/vec-strict-512-fp16.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/vec-strict-cmp-128-fp16.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/vec-strict-cmp-256-fp16.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/vec-strict-cmp-512-fp16.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/X86/vector-reduce-fmax-nnan.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-reduce-fmin-nnan.ll		diff \| blob \| history
llvm/test/MC/Disassembler/X86/avx512fp16.txt		diff \| blob \| history
llvm/test/MC/Disassembler/X86/avx512fp16vl.txt	[new file with mode: 0644]	blob
llvm/test/MC/X86/avx512fp16.s		diff \| blob \| history
llvm/test/MC/X86/avx512fp16vl.s	[new file with mode: 0644]	blob
llvm/test/MC/X86/intel-syntax-avx512fp16.s		diff \| blob \| history
llvm/test/MC/X86/intel-syntax-avx512fp16vl.s	[new file with mode: 0644]	blob

Domain: System / Toolchain;

RSS Atom