projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b1774c1) | patch
riscv: dts: jh7110: Add syscon support
authormason.huo <mason.huo@starfivetech.com>
Fri, 22 Apr 2022 00:36:34 +0000 (08:36 +0800)
committermason.huo <mason.huo@starfivetech.com>
Fri, 22 Apr 2022 02:43:20 +0000 (10:43 +0800)
commitf045a8a02e0d848f1b3ed49a6d61a1e092ae8ff5
treef2cc857dfcd3d12ea2ace7690cfcd169c77ee1d2tree | snapshot
parentb1774c1effe0172a052a327385eb996305f510b5commit | diff
riscv: dts: jh7110: Add syscon support

Add 'stg', 'sys', 'aon' system control register support,
access these registers through syscon framework.

Signed-off-by: mason.huo <mason.huo@starfivetech.com>
arch/riscv/boot/dts/starfive/jh7110.dtsi diff | blob | history
Domain: System / Kernel;