projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2759041) | patch
Fix MLIR DRR matching when attributes are interleaved with operands
authorMehdi Amini <joker.eph@gmail.com>
Fri, 8 Jan 2021 02:44:33 +0000 (02:44 +0000)
committerMehdi Amini <joker.eph@gmail.com>
Fri, 8 Jan 2021 03:18:26 +0000 (03:18 +0000)
commitf02e61a8b957871292e092aa440964c0f4e2bb21
treec13f5deb0cc767e2374715ad73fde7ed20ea35c3tree | snapshot
parent2759041786e4fe0dfb3b4fe9a3107395be738b95commit | diff
Fix MLIR DRR matching when attributes are interleaved with operands

The ODSOperand indexing should ignore the attributes.

Differential Revision: https://reviews.llvm.org/D94281
mlir/test/mlir-tblgen/rewriter-indexing.td diff | blob | history
mlir/tools/mlir-tblgen/RewriterGen.cpp diff | blob | history
Domain: System / Toolchain;