projects / platform / kernel / linux-exynos.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8dce89a) | patch
clk: tegra: Correct tegra210_pll_fixed_mdiv_cfg rate calculation
authorPeter De Schrijver <pdeschrijver@nvidia.com>
Thu, 23 Feb 2017 10:44:43 +0000 (12:44 +0200)
committerThierry Reding <treding@nvidia.com>
Mon, 20 Mar 2017 13:05:46 +0000 (14:05 +0100)
commitef6ed2b9562c1b2354dbbbcfeacd37ce91111502
tree2bb146b5781504c2517d39c9861b288e107cd587tree | snapshot
parent8dce89a1c2cf458875e0a703f3671bdb72b54c53commit | diff
clk: tegra: Correct tegra210_pll_fixed_mdiv_cfg rate calculation

Return the actually achieved rate in cfg->output_rate rather than just
the requested rate. This is important to make clk_round_rate() return
the correct result.

Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com>
Tested-by: Mikko Perttunen <mperttunen@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
drivers/clk/tegra/clk-tegra210.c diff | blob | history
Domain: System / Kernel;