riscv: Align on L1_CACHE_BYTES when STRICT_KERNEL_RWX
authorSebastien Van Cauwenberghe <svancau@gmail.com>
Fri, 29 Jan 2021 19:00:37 +0000 (11:00 -0800)
committerPalmer Dabbelt <palmerdabbelt@google.com>
Wed, 3 Feb 2021 02:36:29 +0000 (18:36 -0800)
commiteefb5f3ab2e8e0b3ef5eba5c5a9f33457741300d
tree9b8847093fab20cf2b6acd6635c521d23e0f8793
parentf105ea9890f42137344f8c08548c895dc9294bd8
riscv: Align on L1_CACHE_BYTES when STRICT_KERNEL_RWX

Allows the sections to be aligned on smaller boundaries and
therefore results in a smaller kernel image size.

Signed-off-by: Sebastien Van Cauwenberghe <svancau@gmail.com>
Reviewed-by: Atish Patra <atish.patra@wdc.com>
Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>
arch/riscv/include/asm/set_memory.h