projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 020ca17) | patch
[TwoAddressInstructionPass] Update existing physreg live intervals
authorJay Foad <jay.foad@amd.com>
Thu, 4 Nov 2021 13:43:09 +0000 (13:43 +0000)
committerJay Foad <jay.foad@amd.com>
Fri, 5 Nov 2021 09:10:24 +0000 (09:10 +0000)
commitec0e1e88d24fadb2cb22f431d66b22ee1b01cd43
tree8f0ce56978fccb3cdf17e267b3f9e84b380e9e5atree | snapshot
parent020ca1747d6c98f3009ff919023efae9d68eca39commit | diff
[TwoAddressInstructionPass] Update existing physreg live intervals

In TwoAddressInstructionPass::processTiedPairs with
-early-live-intervals, update any preexisting physreg live intervals,
as well as virtreg live intervals. By default (without
-precompute-phys-liveness) physreg live intervals only exist for
registers that are live-in to some basic block.

Differential Revision: https://reviews.llvm.org/D113191
llvm/lib/CodeGen/TwoAddressInstructionPass.cpp diff | blob | history
llvm/test/CodeGen/ARM/inlineasm-operand-implicit-cast.ll diff | blob | history
llvm/test/CodeGen/Thumb/emergency-spill-slot.ll diff | blob | history
llvm/test/CodeGen/X86/inline-asm-A-constraint.ll diff | blob | history
Domain: System / Toolchain;