projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 80177ca) | patch
[ELF][RISCV] Support RISC-V in getBitcodeMachineKind
authorKito Cheng <kito.cheng@gmail.com>
Wed, 3 Jul 2019 02:13:11 +0000 (02:13 +0000)
committerKito Cheng <kito.cheng@gmail.com>
Wed, 3 Jul 2019 02:13:11 +0000 (02:13 +0000)
commiteb9bc382760532cb7f0acf14e9c08b014a6f2c9e
treedee2988ba8bba34b7585eb6fd9e9c4a79df87aectree | snapshot
parent80177ca5a9b0731b62943e30c7d8f39e7664bb82commit | diff
[ELF][RISCV] Support RISC-V in getBitcodeMachineKind

Add Triple::riscv64 and Triple::riscv32 to getBitcodeMachineKind for get right
e_machine during LTO.

Reviewed By: ruiu, MaskRay

Differential Revision: https://reviews.llvm.org/D52165

llvm-svn: 364996
lld/ELF/InputFiles.cpp diff | blob | history
lld/test/ELF/lto/riscv32.ll [new file with mode: 0644] blob
lld/test/ELF/lto/riscv64.ll [new file with mode: 0644] blob
Domain: System / Toolchain;