projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9983d27) | patch
[RISCV] Do not use FPR registers for fastcc if zfh/f/d is not specified in the archit...
authoreopXD <yueh.ting.chen@gmail.com>
Mon, 17 Jul 2023 18:29:12 +0000 (11:29 -0700)
committereopXD <yueh.ting.chen@gmail.com>
Tue, 18 Jul 2023 17:03:04 +0000 (10:03 -0700)
commiteb89bf8d0d10e870c638818a7b019b2eda027735
tree93e7ae950cfc6851ccb388eccdf8c45985e44c5etree | snapshot
parent9983d276a15b5a838cbf7d46c09817f7e28d9ad7commit | diff
[RISCV] Do not use FPR registers for fastcc if zfh/f/d is not specified in the architecture

Resolves #63917.

Also lets the compiler check for available GPR before hitting the stack.

Reviewed By: asb

Differential Revision: https://reviews.llvm.org/D155502
llvm/lib/Target/RISCV/RISCVISelLowering.cpp diff | blob | history
llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll [new file with mode: 0644] blob
Domain: System / Toolchain;