projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 71a3986) | patch
[AArch64][GlobalISel][PostSelectOpt] Constrain reg operands after mutating instructions.
authorAmara Emerson <amara@apple.com>
Tue, 23 Feb 2021 23:43:29 +0000 (15:43 -0800)
committerAmara Emerson <amara@apple.com>
Wed, 24 Feb 2021 03:32:18 +0000 (19:32 -0800)
commiteb55203e009ec98351f2be6e5655b7178b604920
tree5aaf9535ab24277f45d7b248a807c079799f2888tree | snapshot
parent71a39862475e1d192d41d335452267590103acfccommit | diff
[AArch64][GlobalISel][PostSelectOpt] Constrain reg operands after mutating instructions.

The non-flag setting variants of instructions may have different regclass
requirements. If so, we need to constrain them.

Differential Revision: https://reviews.llvm.org/D97343
llvm/lib/Target/AArch64/GISel/AArch64PostSelectOptimize.cpp diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/postselectopt-constrain-new-regop.mir [new file with mode: 0644] blob
Domain: System / Toolchain;