review.tizen.org Git - platform/upstream/coreclr.git/commit

projects / platform / upstream / coreclr.git / commit

author	Sejong OH <sejooh@microsoft.com>
	Fri, 13 May 2016 00:06:45 +0000 (17:06 -0700)
committer	Sejong OH <sejooh@microsoft.com>
	Thu, 19 May 2016 19:53:26 +0000 (12:53 -0700)
commit	eb4c7a280a00b344a9bb4d35172d0a0936ec5bdd
tree	fc05fd45912477b5c7ea7262d999e80794326a63	tree \| snapshot
parent	c9dff80a222f30d1ff74e9ad1d5b8cdcb953897a	commit \| diff

Initialize unused upper bits of Vector3 arguments and return registers for
Linux

JIT requires the unused upper bits to be cleared but native compiler
doesn't clear the upper bits. This changes clear those bits for Reverse
PInvoke arguments and PInvoke return.

src/jit/codegen.h	[changed mode: 0644->0755]	diff \| blob \| history
src/jit/codegencommon.cpp	[changed mode: 0644->0755]	diff \| blob \| history
src/jit/codegenxarch.cpp	[changed mode: 0644->0755]	diff \| blob \| history
src/jit/ee_il_dll.cpp	[changed mode: 0644->0755]	blob \| history
src/jit/lower.cpp	[changed mode: 0644->0755]	diff \| blob \| history
tests/issues.targets		diff \| blob \| history
tests/src/JIT/SIMD/Vector3Interop.cs		diff \| blob \| history
tests/testsFailingOutsideWindows.txt		diff \| blob \| history

Domain: Dotnet / Core;

RSS Atom