projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 86a9bbf) | patch
[RISCV] Lower deinterleave2 intrinsics to vlseg2
authorLuke Lau <luke@igalia.com>
Tue, 27 Jun 2023 14:00:10 +0000 (15:00 +0100)
committerLuke Lau <luke@igalia.com>
Wed, 5 Jul 2023 18:24:15 +0000 (19:24 +0100)
commitea62fc79e7f95a73288e6d2402d30f91681849b6
tree28ddcb03261cbe0c6978b655a8ba6f79f54b2cf6tree | snapshot
parent86a9bbfdb3ee572fc5be084e0e5b2d2736346ebacommit | diff
[RISCV] Lower deinterleave2 intrinsics to vlseg2

Following from D153864, this patch implements the lowerDeinterleaveIntrinsic
hook to lower deinterleaves of loads into vlseg2 intrinsics.

Reviewed By: craig.topper

Differential Revision: https://reviews.llvm.org/D153876
llvm/lib/Target/RISCV/RISCVISelLowering.cpp diff | blob | history
llvm/lib/Target/RISCV/RISCVISelLowering.h diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vector-deinterleave-load.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-load.ll diff | blob | history
Domain: System / Toolchain;