drm/amdgpu/gfx10: update CGTS_TCC_DISABLE and CGTS_USER_TCC_DISABLE register offsets...
authorchen gong <curry.gong@amd.com>
Fri, 29 Jan 2021 07:37:45 +0000 (15:37 +0800)
committerAlex Deucher <alexander.deucher@amd.com>
Tue, 2 Feb 2021 22:34:56 +0000 (17:34 -0500)
commitea41bd232f167d6fd6505d54485826148b52e54a
tree7856b5ca21cf47029bfbaf4b186b820838d3683c
parentb99a8c8f239d76820bbed33c1a42c381cc1f16db
drm/amdgpu/gfx10: update CGTS_TCC_DISABLE and CGTS_USER_TCC_DISABLE register offsets for VGH

For Vangogh:
The offset of the CGTS_TCC_DISABLE is 0x5006 by calculation.
The offset of the CGTS_USER_TCC_DISABLE is 0x5007 by calculation.

Signed-off-by: chen gong <curry.gong@amd.com>
Acked-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c