projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d9b3691) | patch
[mlir][sparse] rewrite arith::SelectOp to semiring operations to sparsify it.
authorPeiming Liu <peiming@google.com>
Wed, 21 Jun 2023 04:16:40 +0000 (04:16 +0000)
committerPeiming Liu <peiming@google.com>
Wed, 21 Jun 2023 21:22:18 +0000 (21:22 +0000)
commite7df82816b6af3e2929a703718d9ef9dcd55b5f4
treeffaa4eeac7b0666999680170fccc2046fd53765ftree | snapshot
parentd9b3691166f1cf60c2c6746fd6ed777787740c84commit | diff
[mlir][sparse] rewrite arith::SelectOp to semiring operations to sparsify it.

Reviewed By: aartbik, K-Wu

Differential Revision: https://reviews.llvm.org/D153397
mlir/lib/Dialect/SparseTensor/Transforms/SparseTensorRewriting.cpp diff | blob | history
mlir/lib/Dialect/SparseTensor/Transforms/Sparsification.cpp diff | blob | history
mlir/test/Dialect/SparseTensor/pre_rewriting.mlir diff | blob | history
mlir/test/Integration/Dialect/SparseTensor/CPU/sparse_semiring_select.mlir [new file with mode: 0644] blob
Domain: System / Toolchain;