projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d6dabaf) | patch
clk: renesas: r9a07g044: Add RSPI clock and reset entries
authorLad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Wed, 17 Nov 2021 00:26:01 +0000 (00:26 +0000)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Fri, 19 Nov 2021 10:36:27 +0000 (11:36 +0100)
commite7d960cd6afd56d8c6d4408b6b8a59c91baafcc2
tree9919aa95510fab952592a181f12ccb3a21dfddfdtree | snapshot
parentd6dabaf678971733da56b2e84793348f714d42ffcommit | diff
clk: renesas: r9a07g044: Add RSPI clock and reset entries

Add RSPI{0,1,2} clock and reset entries to CPG driver.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Biju Das <biju.das.jz@bp.renesas.com>
Link: https://lore.kernel.org/r/20211117002601.17971-1-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r9a07g044-cpg.c diff | blob | history
Domain: System / Kernel;