projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 44023b8) | patch
tty: serial: meson: Make some bit of the REG5 register writable
authorYu Tu <yu.tu@amlogic.com>
Fri, 25 Feb 2022 07:39:20 +0000 (15:39 +0800)
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>
Sat, 26 Feb 2022 09:03:20 +0000 (10:03 +0100)
commite5fc2b99840dab2bf870bc3224a8c22445aedf3f
treeeda70c2d5710e193d85d37524e43a9490be3bdf3tree | snapshot
parent44023b8e1f14bc72bb773dd84dc3563fc912d210commit | diff
tty: serial: meson: Make some bit of the REG5 register writable

Make the internal clock source mux and divider writeable, allowing the
uart to deviate from the settings intially applied by the ROMCode and
using the most appropriate clocks.

Signed-off-by: Yu Tu <yu.tu@amlogic.com>
Link: https://lore.kernel.org/r/20220225073922.3947-5-yu.tu@amlogic.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
drivers/tty/serial/meson_uart.c diff | blob | history
Domain: System / Kernel;