projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c333b92) | patch
[AArch64]Combine BFXIL to ORR with right shift for ISD::OR instruction selection
authorMingming Liu <mingmingl@google.com>
Fri, 4 Nov 2022 21:09:13 +0000 (14:09 -0700)
committerMingming Liu <mingmingl@google.com>
Tue, 8 Nov 2022 19:20:43 +0000 (11:20 -0800)
commite4e7bdebb180ea81aa7927797c20e694ed18bee8
tree29476c886e549185b65a2f0a7c90f7cce71b5db7tree | snapshot
parentc333b92b72b40d1f39d89ab94f764baeb8bb0cabcommit | diff
[AArch64]Combine BFXIL to ORR with right shift for ISD::OR instruction selection

- This extends the existing helper function 'isWorthFoldingIntoOrrWithLeftShift' into
  'isWorthFoldingIntoOrrWithShift', and encode right-shift imm (the
  encoding of left-shift imm is no-op).

Reviewed By: dmgreen

Differential Revision: https://reviews.llvm.org/D137465
llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp diff | blob | history
llvm/test/CodeGen/AArch64/fcopysign.ll diff | blob | history
Domain: System / Toolchain;