projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a4064cb) | patch
[InstCombine][X86] Add basic addsub intrinsic SimplifyDemandedVectorElts support...
authorSimon Pilgrim <llvm-dev@redking.me.uk>
Mon, 30 Nov 2020 18:39:00 +0000 (18:39 +0000)
committerSimon Pilgrim <llvm-dev@redking.me.uk>
Mon, 30 Nov 2020 18:40:16 +0000 (18:40 +0000)
commite425d0b92a1df69e5e41e6b23801fabeaaef7937
tree5d9e5028feb8b87b504c899e9655684b634ffe2ftree | snapshot
parenta4064cbf32eb3f9de5f1d8cc679712c2f81937e3commit | diff
[InstCombine][X86] Add basic addsub intrinsic SimplifyDemandedVectorElts support (PR46277)

Pass through the demanded elts mask to the source operands.

The next step will be to add support for folding to add/sub if we only demand odd/even elements.
llvm/lib/Target/X86/X86InstCombineIntrinsic.cpp diff | blob | history
llvm/test/Transforms/InstCombine/X86/x86-addsub.ll diff | blob | history
Domain: System / Toolchain;