projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 83288f8) | patch
[DAG] `combineShuffleToZeroExtendVectorInReg()`: try to match w/ commuted operands
authorRoman Lebedev <lebedev.ri@gmail.com>
Mon, 26 Dec 2022 19:49:01 +0000 (22:49 +0300)
committerRoman Lebedev <lebedev.ri@gmail.com>
Mon, 26 Dec 2022 19:54:03 +0000 (22:54 +0300)
commite26e7ed69ac6bb3fdc36c2c01907092ff70c5ff0
treea95a302974d0ea2d00437f396363fbc98d99d6d2tree | snapshot
parent83288f8063377f03cbcf3e89c940d2a62c855a96commit | diff
[DAG] `combineShuffleToZeroExtendVectorInReg()`: try to match w/ commuted operands

We don't have any reason to expect that the operand we will match
is on any particular hand of the shuffle, so we should try both.
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp diff | blob | history
llvm/test/CodeGen/AArch64/aarch64-vuzp.ll diff | blob | history
llvm/test/CodeGen/X86/vector-shuffle-512-v32.ll diff | blob | history
llvm/test/CodeGen/X86/vector-shuffle-512-v64.ll diff | blob | history
Domain: System / Toolchain;