projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3a07280) | patch
[ARM][Thumb2] Refresh UXTB16 tests to match optimized IR from instcombine
authorSimon Pilgrim <llvm-dev@redking.me.uk>
Wed, 1 Jun 2022 14:25:58 +0000 (15:25 +0100)
committerSimon Pilgrim <llvm-dev@redking.me.uk>
Wed, 1 Jun 2022 14:28:19 +0000 (15:28 +0100)
commite1d02f6c37f70a7c66ecbe0294a5c34681b517b1
tree6487d949c162b5257fbae614da41d5e42e179323tree | snapshot
parent3a07280290564e294c957c94c918a6680714b417commit | diff
[ARM][Thumb2] Refresh UXTB16 tests to match optimized IR from instcombine

As discussed on D77804, instcombine will have already performed a similar SimplifyMultipleUseDemandedBits call which will break the UXTB16 pattern that was being match in these DAG tests

I've updated the existing tests so that it match the instcombine IR (with a suitable FIXME) and added an equivalent test pattern suggested by @dmgreen
llvm/test/CodeGen/ARM/uxtb.ll diff | blob | history
llvm/test/CodeGen/Thumb2/thumb2-uxtb.ll diff | blob | history
Domain: System / Toolchain;