projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6521359) | patch
drm/i915/dg2: configure TRANS_DP2_VFREQ{HIGH,LOW} for 128b/132b
authorJani Nikula <jani.nikula@intel.com>
Thu, 9 Sep 2021 12:52:04 +0000 (15:52 +0300)
committerJani Nikula <jani.nikula@intel.com>
Mon, 20 Sep 2021 15:47:00 +0000 (18:47 +0300)
commite01163e82b708535ae1bfca67730516578b237be
tree9ee70c7e8cce7eba953be67ae0d582577b8467d6tree | snapshot
parent652135940ee20e2aaa4c628d13b3fb2b53770cabcommit | diff
drm/i915/dg2: configure TRANS_DP2_VFREQ{HIGH,LOW} for 128b/132b

There's a new register pair for 128b/132b mode where you need to set the
pixel clock in Hz.

v2: Fix UHBR rate check, use intel_dp_is_uhbr() helper

Bspec: 54128
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: Jani Nikula <jani.nikula@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/a2902cc188973f022f282f2a77e693afdecefb5a.1631191763.git.jani.nikula@intel.com
drivers/gpu/drm/i915/display/intel_dp_mst.c diff | blob | history
Domain: System / Kernel;