projects / platform / upstream / coreclr.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e191c34) | patch
[Tizen] Implement ASan wrapper for Linux ARM32
authorVyacheslav Cherkashin <v.cherkashin@samsung.com>
Mon, 22 Jul 2019 10:40:47 +0000 (13:40 +0300)
committerGleb Balykov <g.balykov@samsung.com>
Wed, 25 Mar 2020 12:29:41 +0000 (15:29 +0300)
commitdda4d81c0e07b7462a849e12a819ad3e0084a42d
treeee682237ad30768977cff9e14c11ebf65693563btree | snapshot
parente191c349605f44747b01f00331ca34eca923b953commit | diff
[Tizen] Implement ASan wrapper for Linux ARM32

This commit implements wrappers that allow interception transitions
from managed to external unmanaged code (CIL -> native) and back
(native -> CIL). This allows enable/disable ASan during transitions.
Due to this, we sanitize only external code, which allows us to
achieve acceptable performance.

Change-Id: I53ecdc14d28f7210cd9e7f5bd4db0c8ef5ed81fc
Signed-off-by: Vyacheslav Cherkashin <v.cherkashin@samsung.com>
src/vm/CMakeLists.txt diff | blob | history
src/vm/arm/stubs.cpp diff | blob | history
src/vm/arm/tizenasanenv.S [new file with mode: 0644] blob
src/vm/dllimport.cpp diff | blob | history
src/vm/tizenasanenv.cpp [new file with mode: 0644] blob
src/vm/tizenasanenv.h [new file with mode: 0644] blob
Domain: Dotnet / Core;