projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7a46e36) | patch
FastISel: Partially use Register
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Wed, 8 Apr 2020 14:57:11 +0000 (10:57 -0400)
committerMatt Arsenault <arsenm2@gmail.com>
Wed, 8 Apr 2020 16:10:58 +0000 (12:10 -0400)
commitdcce3ef1d2a69d0f4162d1e85abcfc9c28d0152e
tree76bb21f045051947ae9ca0715dbc71122eb5f6ectree | snapshot
parent7a46e36d518868fd77518c9e0dc13786ffb969c5commit | diff
FastISel: Partially use Register

Doesn't try to convert the cases that depend on generated code.
llvm/include/llvm/CodeGen/FastISel.h diff | blob | history
llvm/lib/CodeGen/SelectionDAG/FastISel.cpp diff | blob | history
llvm/lib/Target/X86/X86FastISel.cpp diff | blob | history
Domain: System / Toolchain;