projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6930b12) | patch
[AArch64][v8.5A] Add Armv8.5-A random number instructions
authorOliver Stannard <oliver.stannard@arm.com>
Thu, 27 Sep 2018 14:01:40 +0000 (14:01 +0000)
committerOliver Stannard <oliver.stannard@arm.com>
Thu, 27 Sep 2018 14:01:40 +0000 (14:01 +0000)
commitdc837e3f1f39aaff0f7c566602d03203d4b94fe4
tree93dba5679f01a0ffafaa381b1cf3101f4af27561tree | snapshot
parent6930b12d530659d279b91b617274942e8ade42c6commit | diff
[AArch64][v8.5A] Add Armv8.5-A random number instructions

This adds two new system registers, used to generate random numbers.

This is an optional extension to v8.5-A, and will be controlled by the
"+rng" modifier of the -march= and -mcpu= options.

Patch by Pablo Barrio!

Differential revision: https://reviews.llvm.org/D52481

llvm-svn: 343217
llvm/include/llvm/Support/AArch64TargetParser.def diff | blob | history
llvm/include/llvm/Support/TargetParser.h diff | blob | history
llvm/lib/Target/AArch64/AArch64.td diff | blob | history
llvm/lib/Target/AArch64/AArch64Subtarget.h diff | blob | history
llvm/lib/Target/AArch64/AArch64SystemOperands.td diff | blob | history
llvm/test/MC/AArch64/armv8.5a-rand-error.s [new file with mode: 0644] blob
llvm/test/MC/AArch64/armv8.5a-rand.s [new file with mode: 0644] blob
llvm/test/MC/Disassembler/AArch64/armv8.5a-rand.txt [new file with mode: 0644] blob
llvm/unittests/Support/TargetParserTest.cpp diff | blob | history
Domain: System / Toolchain;