projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ad6a8b8) | patch
AMDGPU/GlobalISel: RegBankSelect for G_ZEXTLOAD/G_SEXTLOAD
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Tue, 10 Sep 2019 16:42:37 +0000 (16:42 +0000)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Tue, 10 Sep 2019 16:42:37 +0000 (16:42 +0000)
commitda027275c666183efb9434ece31ef0d92fcf9f2b
treedf8debe0478d0d5d7dc27d5742d643c6fed79aeatree | snapshot
parentad6a8b83cdc35019cc0431286f3fbacf7d184781commit | diff
AMDGPU/GlobalISel: RegBankSelect for G_ZEXTLOAD/G_SEXTLOAD

llvm-svn: 371536
llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp diff | blob | history
llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-sextload.mir [new file with mode: 0644] blob
llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-zextload.mir [new file with mode: 0644] blob
Domain: System / Toolchain;