projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7d18267) | patch
[RISCV] Teach RISCVTargetLowering::shouldSinkOperands to handle udiv/sdiv/urem/srem.
authorCraig Topper <craig.topper@sifive.com>
Wed, 1 Dec 2021 02:40:57 +0000 (18:40 -0800)
committerCraig Topper <craig.topper@sifive.com>
Wed, 1 Dec 2021 02:47:51 +0000 (18:47 -0800)
commitd8f9eaad89fa895bf665564310a803f7fa168d81
tree0c36bada667abe989e9ed69362279198f9f8796ctree | snapshot
parent7d18267cfef75429619ba7f5125cedf1edd36ac1commit | diff
[RISCV] Teach RISCVTargetLowering::shouldSinkOperands to handle udiv/sdiv/urem/srem.

The V extension supports .vx instructions for integer division and
remainder so we should sink splats for that operand.
llvm/lib/Target/RISCV/RISCVISelLowering.cpp diff | blob | history
llvm/test/CodeGen/RISCV/rvv/sink-splat-operands.ll diff | blob | history
Domain: System / Toolchain;