projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a1e8b75) | patch
[DAG] Fix GT -> GE condition when creating SetCC
authorDavid Green <david.green@arm.com>
Wed, 8 Sep 2021 11:41:51 +0000 (12:41 +0100)
committerDavid Green <david.green@arm.com>
Wed, 8 Sep 2021 11:41:51 +0000 (12:41 +0100)
commitd8d24c64fe21948d0d4faf60e7a0ce6ba21b0b1a
tree3ff2147500d19e9e72396d9650bb3337499c4efatree | snapshot
parenta1e8b754ebb082dfd493ad19b86fa53676938351commit | diff
[DAG] Fix GT -> GE condition when creating SetCC

79845ed6dfc6511f99 folded some setcc(ashr) conditions to setcc, but got
the condition for NE incorrect, using GT where it should be using GE.
llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp diff | blob | history
llvm/test/CodeGen/AArch64/select-constant-xor.ll diff | blob | history
llvm/test/CodeGen/AMDGPU/select-constant-xor.ll diff | blob | history
llvm/test/CodeGen/ARM/select-constant-xor.ll diff | blob | history
llvm/test/CodeGen/PowerPC/select-constant-xor.ll diff | blob | history
llvm/test/CodeGen/RISCV/select-constant-xor.ll diff | blob | history
llvm/test/CodeGen/X86/select-constant-xor.ll diff | blob | history
Domain: System / Toolchain;