projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3bf9b8f) | patch
ARM: dts: socfpga: Align L2 cache-controller nodename with dtschema
authorKrzysztof Kozlowski <krzk@kernel.org>
Fri, 26 Jun 2020 08:06:02 +0000 (10:06 +0200)
committerDinh Nguyen <dinguyen@kernel.org>
Wed, 15 Jul 2020 19:13:00 +0000 (14:13 -0500)
commitd7adfe5ffed9faa05f8926223086b101e14f700d
treeb04b7a139b3457e58267f5b8b36d1ff92b57b2d7tree | snapshot
parent3bf9b8ffc8980c1090bdd3a5570cf42420620838commit | diff
ARM: dts: socfpga: Align L2 cache-controller nodename with dtschema

Fix dtschema validator warnings like:
    l2-cache@fffff000: $nodename:0:
        'l2-cache@fffff000' does not match '^(cache-controller|cpu)(@[0-9a-f,]+)*$'

Fixes: 475dc86d08de ("arm: dts: socfpga: Add a base DTSI for Altera's Arria10 SOC")
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
arch/arm/boot/dts/socfpga.dtsi diff | blob | history
arch/arm/boot/dts/socfpga_arria10.dtsi diff | blob | history
Domain: System / Kernel;