projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cd2594e) | patch
[AMDGPU][GlobalISel] Add G_AMDGPU_FFBL_B32
authorJay Foad <jay.foad@amd.com>
Wed, 4 Aug 2021 08:14:25 +0000 (09:14 +0100)
committerJay Foad <jay.foad@amd.com>
Fri, 6 Aug 2021 08:40:48 +0000 (09:40 +0100)
commitd77b43c385276536c48c02761d7149e0dbad5aae
tree9b7ae19c3a4c7d354b2edf312cde7d8f1f36485btree | snapshot
parentcd2594e1c67836bfeb8dd416ac32c77abba3f290commit | diff
[AMDGPU][GlobalISel] Add G_AMDGPU_FFBL_B32

This is the counterpart to G_AMDGPU_FFBH_U32 which already exists. These
instructions have a defined result of -1 when the input is zero.

Differential Revision: https://reviews.llvm.org/D107441
llvm/lib/Target/AMDGPU/AMDGPUGISel.td diff | blob | history
llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp diff | blob | history
llvm/lib/Target/AMDGPU/SIInstructions.td diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgpu-ffbl-b32.mir [new file with mode: 0644] blob
llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgpu-ffbl-b32.mir [new file with mode: 0644] blob
Domain: System / Toolchain;