projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cb19c10) | patch
soc: mediatek: mmsys: Add mt8192 mmsys routing table
authorYongqiang Niu <yongqiang.niu@mediatek.com>
Mon, 2 Aug 2021 08:59:33 +0000 (16:59 +0800)
committerMatthias Brugger <matthias.bgg@gmail.com>
Mon, 13 Sep 2021 08:52:13 +0000 (10:52 +0200)
commitd687e056a18f71d06e3cb4b10b01815397e30782
tree20548a643577a962801a50d576ef4da928ccfac5tree | snapshot
parentcb19c107979b8000825060cb5b84dfe9212f4f86commit | diff
soc: mediatek: mmsys: Add mt8192 mmsys routing table

mt8192 has different routing registers than mt8183

Signed-off-by: Yongqiang Niu <yongqiang.niu@mediatek.com>
Link: https://lore.kernel.org/r/1627894773-23872-3-git-send-email-yongqiang.niu@mediatek.com
[mb: take mask into account]
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
drivers/soc/mediatek/mt8192-mmsys.h [new file with mode: 0644] blob
drivers/soc/mediatek/mtk-mmsys.c diff | blob | history
Domain: System / Kernel;