review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

author	Florian Mayer <fmayer@google.com>
	Wed, 7 Jun 2023 00:30:07 +0000 (17:30 -0700)
committer	Florian Mayer <fmayer@google.com>
	Wed, 7 Jun 2023 00:30:07 +0000 (17:30 -0700)
commit	d5fbec30939f2c9f82475cf42c638619514b5c67
tree	b2dea7f1e7647948fa7c1af6bb176f17dc3e2e05	tree \| snapshot
parent	cb49160765ed49b092b0157e2b6eed6930de3d22	commit \| diff

Revert "[RISCV] Add special case to selectImm for constants that can be created with (ADD (SLLI C, 32), C)."

Triggers UBSan error.

This reverts commit 58b2d652af49ee9d9ff2af6edd7f67f23b26bfee.

30 files changed:

llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVISelLowering.cpp		diff \| blob \| history
llvm/test/CodeGen/RISCV/bswap-bitreverse.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/ctlz-cttz-ctpop.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/div-by-constant.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/div.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/pr56457.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rv64xtheadbb.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rv64zbb.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/bitreverse-sdnode.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/bitreverse-vp.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/ctlz-sdnode.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/ctlz-vp.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/ctpop-sdnode.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/ctpop-vp.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/cttz-sdnode.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/cttz-vp.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitreverse-vp.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitreverse.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz-vp.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctpop-vp.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctpop.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz-vp.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/sextw-removal.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/split-udiv-by-constant.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/split-urem-by-constant.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/srem-seteq-illegal-types.ll		diff \| blob \| history

Domain: System / Toolchain;

RSS Atom