projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b09e545) | patch
[RISCV] Add a vsetvli PRE test involving non-1 LMUL
authorPhilip Reames <preames@rivosinc.com>
Fri, 27 May 2022 19:51:54 +0000 (12:51 -0700)
committerPhilip Reames <listmail@philipreames.com>
Fri, 27 May 2022 20:16:05 +0000 (13:16 -0700)
commitd4905a7b20b19383f84dd5249c9dae5325cb7305
tree522f3b0331df5dfb2d1cb7797959024fee5b766dtree | snapshot
parentb09e54541a926a62c5379086ab1a710508ef518ecommit | diff
[RISCV] Add a vsetvli PRE test involving non-1 LMUL
llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.ll diff | blob | history
Domain: System / Toolchain;