projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 86e7de8) | patch
arm64: dts: ti: j7200-main: Add CPSW5G nodes
authorSiddharth Vadapalli <s-vadapalli@ti.com>
Wed, 15 Mar 2023 06:23:06 +0000 (11:53 +0530)
committerNishanth Menon <nm@ti.com>
Mon, 20 Mar 2023 20:32:20 +0000 (15:32 -0500)
commitd3bac98015da55866891054a2aeb42af7904fca8
treeb66f962e78d0d847b743b30be88cec7f22cf5850tree | snapshot
parent86e7de8bf908a03ac8fba4afeef25c54a1c2ef4acommit | diff
arm64: dts: ti: j7200-main: Add CPSW5G nodes

TI's J7200 SoC has a 5 port Ethernet Switch instance with 4 external
ports and 1 host port, referred to as CPSW5G.

Add device-tree nodes for CPSW5G and disable it by default. Device-tree
overlays will be used to enable it.

Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com>
Reviewed-by: Andrew Davis <afd@ti.com>
Link: https://lore.kernel.org/r/20230315062307.1612220-4-s-vadapalli@ti.com
Signed-off-by: Nishanth Menon <nm@ti.com>
arch/arm64/boot/dts/ti/k3-j7200-main.dtsi diff | blob | history
Domain: System / Kernel;