projects / platform / kernel / linux-exynos.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b26803e) | patch
clk: sunxi: Improve divs_clk error handling and reporting
authorAndre Przywara <andre.przywara@arm.com>
Tue, 16 Feb 2016 10:46:08 +0000 (10:46 +0000)
committerMaxime Ripard <maxime.ripard@free-electrons.com>
Mon, 22 Feb 2016 03:44:49 +0000 (19:44 -0800)
commitd331328da6b719e4ffb3b43125bbe540755239ad
treec2d7afe11f2676edb6f4e76eee6fa362fbe6ca08tree | snapshot
parentb26803ebfba8d81e2e8fb392c1248df2ebd1ba83commit | diff
clk: sunxi: Improve divs_clk error handling and reporting

We catch errors in the base clock registration, failure to ioremap
and failures in the final of_clk_add_provider() call.
Also we unmap the registers when we need to rollback.

Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
drivers/clk/sunxi/clk-sunxi.c diff | blob | history
Domain: System / Kernel;