projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8af114d) | patch
[X86 fast-isel] Constrain the index reg class to not include SP.
authorPete Cooper <peter_cooper@apple.com>
Tue, 5 May 2015 23:41:53 +0000 (23:41 +0000)
committerPete Cooper <peter_cooper@apple.com>
Tue, 5 May 2015 23:41:53 +0000 (23:41 +0000)
commitd0dae3e5776b762e2848066eb12d6243190922fc
tree2daeec6173e9563b1504c50cedda7b93719840e6tree | snapshot
parent8af114d93cd1150f05c12338b29a33d0bd07410dcommit | diff
[X86 fast-isel] Constrain the index reg class to not include SP.

The index reg on instructions with complex address modes is a GPR64_NOSP.  Constrain it to appease the machine verifier.

llvm-svn: 236557
llvm/lib/Target/X86/X86FastISel.cpp diff | blob | history
llvm/test/CodeGen/X86/fast-isel-constrain-store-indexreg.ll [new file with mode: 0644] blob
Domain: System / Toolchain;