clk: k210: Fix PLLs not being enabled
authorSean Anderson <seanga2@gmail.com>
Fri, 9 Apr 2021 02:13:04 +0000 (22:13 -0400)
committerLeo Yu-Chi Liang <ycliang@andestech.com>
Fri, 14 May 2021 08:20:47 +0000 (16:20 +0800)
commitd0686a02b98ee264532c25108edc3ba44acc1145
treeadcffc10cdb141a5aabfc93836602df271c71f7c
parent8c12cb3fd80304d4d542d35405aa54ae4a317e9b
clk: k210: Fix PLLs not being enabled

After starting or setting the rate of a PLL, the enable bit must be set.

This fixes a bug where the AI ram would not be accessible, because it
requires PLL1 to be running.

Signed-off-by: Sean Anderson <seanga2@gmail.com>
Reviewed-by: Damien Le Moal <damien.lemoal@wdc.com>
drivers/clk/kendryte/pll.c