Actually generate SSE5 instructions
authorH. Peter Anvin <hpa@zytor.com>
Tue, 18 Sep 2007 00:25:27 +0000 (17:25 -0700)
committerH. Peter Anvin <hpa@zytor.com>
Tue, 18 Sep 2007 00:25:27 +0000 (17:25 -0700)
commitcf5180a9553e43bbaa46fd1a77c75dc8b7f6da42
treee49a78cca72852670b210bce53f4c5698fc4c7bf
parent401c07e20d14130a2d147468a408fce9edd1faff
Actually generate SSE5 instructions

This checkin completes what is required to actually generate SSE5
instructions.  No support in the disassembler yet.

This checkin covers:

- Support for actually generating DREX prefixes.
- Support for matching operand "operand X must match Y"
assemble.c
insns.dat
insns.h
insns.pl
nasm.h
test/fmsub.asm [new file with mode: 0644]